

<b>STUDY MODULE DESCRIPTION FORM</b>		
Name of the module/subject <b>Design of systems with FPGA</b>		Code <b>1010842131010842439</b>
Field of study <b>Electronics and Telecommunications</b>	Profile of study (general academic, practical) <b>general academic</b>	Year /Semester <b>2 / 3</b>
Elective path/specialty <b>Multimedia and Consumer Electronics</b>	Subject offered in: <b>Polish</b>	Course (compulsory, elective) <b>elective</b>
Cycle of study: <b>Second-cycle studies</b>	Form of study (full-time, part-time) <b>full-time</b>	
No. of hours Lecture: <b>1</b> Classes: <b>-</b> Laboratory: <b>2</b> Project/seminars: <b>-</b>		No. of credits <b>2</b>
Status of the course in the study program (Basic, major, other) <b>other</b>		(university-wide, from another field) <b>from field</b>
Education areas and fields of science and art <b>technical sciences</b>		ECTS distribution (number and %) <b>2 100%</b>
<b>Responsible for subject / lecturer:</b>  dr inż. Adam Łuczak email: aluczak@multimedia.edu.pl tel. +48 6653840 Faculty of Electronics and Telecommunications ul. Piotrowo 3A 60-965 Poznań		
<b>Prerequisites in terms of knowledge, skills and social competencies:</b>		
<b>1</b>	<b>Knowledge</b>	Has a basic knowledge about a trends in the development of FPGA devices. Has sufficient knowledge to design specialized digital circuits for FPGA devices. Has basic knowledge about communication interfaces. Has knowledge about the basic principles of design elements of digital circuits (automatic, streams). Has a general knowledge in area of information theory.
<b>2</b>	<b>Skills</b>	Is able find a required information in the literature and other sources, can integrate the information, can interpret them. Can describe the elements of a digital system using the Verilog language. Can test and verify of a digital circuit. Can test and verify a digital modules. Can exploit the known design techniques to design a digital circuit. Has the ability to exploit modern tools of the design and synthesis of digital circuits for FPGA platform.
<b>3</b>	<b>Social competencies</b>	Demonstrate responsibility for designed electronic and telecommunication systems
<b>Assumptions and objectives of the course:</b> Architecture of programmable FPGA programmable hybrid systems (CPU ARM + FPGA matrix). Construction and how to design systems SoC (System-on-Chip). Advanced language features Verilog and SystemVerilog language introduction: advanced simulation methods, compilation and synthesis systems, sample projects selected algorithms.		
<b>Study outcomes and reference to the educational results for a field of study</b>		
<b>Knowledge:</b>		
1. Student has a basic knowledge about hybrid FPGA devices - [K_W_01] 2. Student has a basic knowledge about design SoC systems - [K_W_01] 3. Student has a basic knowledge about fast communication interfaces (HD-SDI, SATA, PCI-E) - [K_W_01]		
<b>Skills:</b>		
1. Can describe complex digital system as a hierarchy of modules using Verilog language. - [K_U16] 2. Can correctly determine the parameters of the interface between the two frequency domains. - [K_U16] 3. Can acquire data from the literature and other sources, can integrate the information, make their interpretation, as well as formulate and to justify opinions. - [K_U01 K_U02 K_u08]		

<b>Social competencies:</b>
1. Can see and analyze development of design techniques - [K_K01]
2. Ability of self-learning (textbooks, computer programs) - [K_K02]
3. Knowing the responsibility for the electronic and telecommunication systems being designed - [K_K03]

<b>Assessment methods of study outcomes</b>
Individual projects, written or oral exam.

<b>Course description</b>
<p>Development and trends in FPGA for example, the latest of programmable FPGA from Xilinx - integrated Artix-7, Kintex-7, Virtex-7, new technologies, "Stacked Silicon Interconnect Technology", "Multi-Gigabit Serial I / O".</p> <p>Hybrid integrated programmable FPGA - (+ ARM processor programmable matrix).</p> <p>Frequency domain - the problem of the transmission of data between domains, industrial recommendations, synchronization systems, source synchronous interface.</p> <p>High Speed ??Interfaces I / O modules with use of gigabit-GTP, GTX, GTH standard HD-SDI, SATA, PCI-E. SerDes circuits in standard HDMI FlatLink.</p> <p>Systems on a Chip (SoC).</p> <p>Programming Languages ??- Verilog, VHDL, SystemVerilog. Principles of good programming, listing just described.</p> <p>Methods and tools for simulation and synthesis for FPGA designs - generate EDIF files, partition design, TCL scripting language.</p> <p>Examples of effective implementation of certain algorithms (DCT conversion, color space conversion RGB&gt; YUV, square root, multiplication, complex, floating point operations) for FPGA.</p>

<b>Basic bibliography:</b>
1. Węgrzyn M., Barkalov A., ?Design of Control Units with Programmable Logic?. Zielona Góra 2006.
2. Skahill K., ?Język VHDL?, WNT, Warszawa 2001

<b>Additional bibliography:</b>
1. Woods R. McAllister J., Yi Y. Lightbody G. ?FPGA-based Implementation of Signal Processing Systems?, Wiley, 2008.
2. Palitkar S., ?Verilog HDL (2nd Edition)?, Prentice Hall Professional, 3 mar 2003,
3. Kilts S., ?Advanced FPGA DESIGN?, Wiley 2007.

<b>Result of average student's workload</b>
---

Activity	Time (working hours)
1. Activities that require personal contact with an academic teacher	90
2. Reading literature (manuals, directories)	15
3. Preparation for the lab	10
4. Preparation for the exam	10

<b>Student's workload</b>		
Source of workload	hours	ECTS
Total workload	60	2
Contact hours	45	1
Practical activities	15	1